EurekAlert!

HIT academician Xibin Cao's research team: Dynamic verification of space missions via flexible model-based co-simulation with systems modeling language and spaces…

Space missions are complex, multidisciplinary tasks that involve high risk and high cost. Systems engineering (SE) technology ...
Semiconductor Engineering

HW/SW Co-Verification For Hybrid Systems

Heterogeneous SoC architectures such as Zynq have become very popular recently due to the combination of programmable logic (FPGA) and processing system (ARM) integrated into a single chip. Developing ...
Design-Reuse

Hardware Co-Verification using VMM HAL-SCEMI On ChipIT Platform

Having SoC for HDTV under verification, verifying different components of SoC at block level are so far satisfactorily done using simulation. Now having full chip level environment and run-ning ...
Semiconductor Engineering

A Novel Approach For Hardware-Software Co-Verification

The complexity of system on chips (SoCs) continues to grow rapidly. Accordingly, new standards and methodologies are introduced to overcome these verification challenges. The Portable Test and ...
Design-Reuse

Mentor Graphics Delivers Seamless 4.2 Co-verification Environment

WILSONVILLE, Ore.--(BUSINESS WIRE)--Nov. 12, 2001--Mentor Graphics Corporation (Nasdaq:MENT - news) today announced the availability of version 4.2 of the Seamless® Co-Verification Environment(TM).
EDN

A new vision of ‘scalable’ verification

Functional verification is a major challenge for electronic designers today. Total system complexity is growing as more functionality is integrated to differentiate products, including ...